



3.3V HIGH-DENSITY SUPERSYNC™ II 36-BIT FIFO

1,024 x 36, 2,048 x 36
 4,096 x 36, 8,192 x 36
 16,384 x 36, 32,768 x 36

IDT72V3640, IDT72V3650
 IDT72V3660, IDT72V3670
 IDT72V3680, IDT72V3690


FEATURES:

- Choose among the following memory organizations:
 - IDT72V3640 — 1,024 x 36
 - IDT72V3650 — 2,048 x 36
 - IDT72V3660 — 4,096 x 36
 - IDT72V3670 — 8,192 x 36
 - IDT72V3680 — 16,384 x 36
 - IDT72V3690 — 32,768 x 36
- Up to 166 MHz Operation of the Clocks
- User selectable Asynchronous read and/or write ports (PBGA Only)
- User selectable input and output port bus-sizing
 - x36 in to x36 out
 - x36 in to x18 out
 - x36 in to x9 out
 - x18 in to x36 out
 - x9 in to x36 out
- Pin to Pin compatible to the higher density of IDT72V36100 and IDT72V36110
- Big-Endian/Little-Endian user selectable byte representation
- 5V input tolerant
- Fixed, low first word latency

- Zero latency retransmit
- Auto power down minimizes standby power consumption
- Master Reset clears entire FIFO
- Partial Reset clears data, but retains programmable settings
- Empty, Full and Half-Full flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags, each flag can default to one of eight preselected offsets
- Selectable synchronous/asynchronous timing modes for Almost-Empty and Almost-Full flags
- Program programmable flags by either serial or parallel means
- Select IDT Standard timing (using \overline{EF} and \overline{FF} flags) or First Word Fall Through timing (using \overline{OR} and \overline{IR} flags)
- Output enable puts data outputs into high impedance state
- Easily expandable in depth and width
- JTAG port, provided for Boundary Scan function (PBGA Only)
- Independent Read and Write Clocks (permit reading and writing simultaneously)
- Available in a 128-pin Thin Quad Flat Pack (TQFP) or a 144-pin Plastic Ball Grid Array (PBGA) (with additional features)
- High-performance submicron CMOS technology
- Industrial temperature range (-40°C to +85°C) is available
- Green parts available, see ordering information

FUNCTIONAL BLOCK DIAGRAM

*Available on the PBGA package only.



4667 drw01

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SuperSync II FIFO is a trademark of Integrated Device Technology, Inc.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

DESCRIPTION:

The IDT72V3640/72V3650/72V3660/72V3670/72V3680/72V3690 are exceptionally deep, high speed, CMOS First-In-First-Out (FIFO) memories with clocked read and write controls and a flexible Bus-Matching x36/x18/x9 data flow. These FIFOs offer several key user benefits:


- Flexible x36/x18/x9 Bus-Matching on both read and write ports
- The period required by the retransmit operation is fixed and short.
- The first word data latency period, from the time the first word is written to an empty FIFO to the time it can be read, is fixed and short.
- Asynchronous/Synchronous translation on the read or write ports
- High density offerings up to 1 Mbit

Bus-Matching Sync FIFOs are particularly appropriate for network, video, telecommunications, data communications and other applications that need to buffer large amounts of data and match busses of unequal sizes.

Each FIFO has a data input port (D_n) and a data output port (Q_n), both of which can assume either a 36-bit, 18-bit or a 9-bit width as determined by the state of external control pins Input Width (IW), Output Width (OW), and Bus-Matching (BM) pin during the Master Reset cycle.

The input port can be selected as either a Synchronous (clocked) interface, or Asynchronous interface. During Synchronous operation the input port is controlled by a Write Clock (WCLK) input and a Write Enable (\overline{WEN}) input. Data present on the D_n data inputs is written into the FIFO on every rising edge of

PIN CONFIGURATIONS



4667 dnr02a

NOTE:
 1. DNC = Do Not Connect.

TQFP (PK128-1, order code: PF)
 TOP VIEW

ABSOLUTE MAXIMUM RATINGS

| Symbol | Rating | Com'l & Ind'l | Unit |
|----------------------------------|--------------------------------------|---------------|------|
| V _{TERM} ⁽²⁾ | Terminal Voltage with respect to GND | -0.5 to +4.5 | V |
| T _{STG} | Storage Temperature | -55 to +125 | °C |
| I _{OUT} | DC Output Current | -50 to +50 | mA |

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{CC} terminal only.

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|--------------------------------|----------------------------------|------|------|------|------|
| V _{CC} ⁽¹⁾ | Supply Voltage Com'l/Ind'l | 3.15 | 3.3 | 3.45 | V |
| GND | Supply Voltage Com'l/Ind'l | 0 | 0 | 0 | V |
| V _{IH} ⁽²⁾ | Input High Voltage Com'l/Ind'l | 2.0 | — | 5.5 | V |
| V _{IL} ⁽³⁾ | Input Low Voltage Com'l/Ind'l | — | — | 0.8 | V |
| T _A | Operating Temperature Commercial | 0 | — | 70 | °C |
| T _A | Operating Temperature Industrial | -40 | — | 85 | °C |

NOTES:

- V_{CC} = 3.3V ± 0.15V, JEDEC JESD8-A compliant.
- Outputs are not 5V tolerant.
- 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS

(Commercial: V_{CC} = 3.3V ± 0.15V, T_A = 0°C to +70°C; Industrial: V_{CC} = 3.3V ± 0.15V, T_A = -40°C to +85°C; JEDEC JESD8-A compliant)

| Symbol | Parameter | IDT72V3640L IDT72V3650L IDT72V3660L IDT72V3670L IDT72V3680L IDT72V3690L Commercial and Industrial ⁽¹⁾ t _{CLK} = 6, 7-5, 10, 15 ns | | Unit |
|-------------------------------------|---|--|------|------|
| | | Min. | Max. | |
| I _{LI} ⁽²⁾ | Input Leakage Current | -1 | 1 | μA |
| I _{LO} ⁽³⁾ | Output Leakage Current | -10 | 10 | μA |
| V _{OH} | Output Logic "1" Voltage, I _{OH} = -2 mA | 2.4 | — | V |
| V _{OL} | Output Logic "0" Voltage, I _{OL} = 8 mA | — | 0.4 | V |
| I _{CC1} ^(4,5,6) | Active Power Supply Current | — | 40 | mA |
| I _{CC2} ^(4,7) | Standby Current | — | 15 | mA |

NOTES:

- Industrial temperature range product for the 7-5ns and 15ns speed grades are available as a standard device. All other speed grades are available by special order.
- Measurements with 0.4 ≤ V_{IN} ≤ V_{CC}.
- $\overline{OE} \geq V_{IH}$, 0.4 ≤ V_{OUT} ≤ V_{CC}.
- Tested with outputs open (I_{OUT} = 0).
- RCLK and WCLK toggle at 20 MHz and data inputs switch at 10 MHz.
- Typical I_{CC1} = 4.2 + 1.4*fs + 0.002*CL*fs (in mA) with V_{CC} = 3.3V, t_A = 25°C, fs = WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at fs/2, CL = capacitive load (in pF).
- All Inputs = V_{CC} - 0.2V or GND + 0.2V, except RCLK and WCLK, which toggle at 20 MHz.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Max. | Unit |
|-----------------------------------|--------------------------|-----------------------|------|------|
| C _{IN} ⁽²⁾ | Input Capacitance | V _{IN} = 0V | 10 | pF |
| C _{OUT} ^(1,2) | Output Capacitance | V _{OUT} = 0V | 10 | pF |

NOTES:

- With output deselected, ($\overline{OE} \geq V_{IH}$).
- Characterized values, not currently tested.

AC ELECTRICAL CHARACTERISTICS⁽¹⁾ — SYNCHRONOUS TIMING

(Commercial: VCC = 3.3V ± 0.15V, TA = 0°C to +70°C; Industrial: VCC = 3.3V ± 0.15V, TA = -40°C to +85°C; JEDEC JESD8-A compliant)

| Symbol | Parameter | Commercial PBGA & TQFP | | Com'l & Ind'l ⁽²⁾ PBGA & TQFP | | Commercial TQFP Only | | Com'l & Ind'l ⁽²⁾ TQFP Only | | Unit | | | | | | | | | | | | | |
|--------|--|------------------------|----------------|--|---------------|----------------------|----------------|--|---------------|------|--------------|----------------|---------------|---------------|--------------|----------------|---------------|---------------|--------------|----------------|---------------|---------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | | | | | | | | | | | | | | |
| | | IDT72V3640L6 | IDT72V3640L7-5 | IDT72V3640L10 | IDT72V3640L15 | IDT72V3650L6 | IDT72V3650L7-5 | IDT72V3650L10 | IDT72V3650L15 | | IDT72V3660L6 | IDT72V3660L7-5 | IDT72V3660L10 | IDT72V3660L15 | IDT72V3670L6 | IDT72V3670L7-5 | IDT72V3670L10 | IDT72V3670L15 | IDT72V3680L6 | IDT72V3680L7-5 | IDT72V3680L10 | IDT72V3680L15 | IDT72V3690L6 |
| fs | Clock Cycle Frequency | — | 166 | — | 133.3 | — | 100 | — | 66.7 | MHz | | | | | | | | | | | | | |
| ta | Data Access Time ⁽³⁾ | 1 | 4 | 1 ⁽⁶⁾ | 5 | 1 ⁽⁶⁾ | 6.5 | 1 ⁽⁶⁾ | 10 | ns | | | | | | | | | | | | | |
| tCLK | Clock Cycle Time | 6 | — | 7.5 | — | 10 | — | 15 | — | ns | | | | | | | | | | | | | |
| tCLKH | Clock High Time | 2.7 | — | 3.5 | — | 4.5 | — | 6 | — | ns | | | | | | | | | | | | | |
| tCLKL | Clock Low Time | 2.7 | — | 3.5 | — | 4.5 | — | 6 | — | ns | | | | | | | | | | | | | |
| tDS | Data Setup Time | 2 | — | 2.5 | — | 3.5 | — | 4 | — | ns | | | | | | | | | | | | | |
| tDH | Data Hold Time | 0.5 | — | 0.5 | — | 0.5 | — | 1 | — | ns | | | | | | | | | | | | | |
| tENS | Enable Setup Time | 2 | — | 2.5 | — | 3.5 | — | 4 | — | ns | | | | | | | | | | | | | |
| tENH | Enable Hold Time | 0.5 | — | 0.5 | — | 0.5 | — | 1 | — | ns | | | | | | | | | | | | | |
| tLDS | Load Setup Time | 3 | — | 3.5 | — | 3.5 | — | 4 | — | ns | | | | | | | | | | | | | |
| tLDH | Load Hold Time | 0.5 | — | 0.5 | — | 0.5 | — | 1 | — | ns | | | | | | | | | | | | | |
| trS | Reset Pulse Width ⁽³⁾ | 10 | — | 10 | — | 10 | — | 15 | — | ns | | | | | | | | | | | | | |
| trSS | Reset Setup Time | 15 | — | 15 | — | 15 | — | 15 | — | ns | | | | | | | | | | | | | |
| trSR | Reset Recovery Time | 10 | — | 10 | — | 10 | — | 15 | — | ns | | | | | | | | | | | | | |
| trSF | Reset to Flag and Output Time | — | 15 | — | 15 | — | 15 | — | 15 | ns | | | | | | | | | | | | | |
| trTS | Retransmit Setup Time | 3 | — | 3.5 | — | 3.5 | — | 4 | — | ns | | | | | | | | | | | | | |
| tOLZ | Output Enable to Output in Low Z ⁽⁴⁾ | 0 | — | 0 | — | 0 | — | 0 | — | ns | | | | | | | | | | | | | |
| tOE | Output Enable to Output Valid ⁽⁶⁾ | 1 | 4 | 1 ⁽⁶⁾ | 6 | 1 ⁽⁶⁾ | 6 | 1 ⁽⁶⁾ | 8 | ns | | | | | | | | | | | | | |
| tOHZ | Output Enable to Output in High-Z ^(4,5) | 1 | 4 | 1 ⁽⁶⁾ | 6 | 1 ⁽⁶⁾ | 6 | 1 ⁽⁶⁾ | 8 | ns | | | | | | | | | | | | | |
| tWFF | Write Clock to FF or IR | — | 4 | — | 5 | — | 6.5 | — | 10 | ns | | | | | | | | | | | | | |
| tREF | Read Clock to EF or OR | — | 4 | — | 5 | — | 6.5 | — | 10 | ns | | | | | | | | | | | | | |
| tPAFA | Clock to Asynchronous Programmable Almost-Full Flag | — | 10 | — | 12.5 | — | 16 | — | 20 | ns | | | | | | | | | | | | | |
| tPAFS | Write Clock to Synchronous Programmable Almost-Full Flag | — | 4 | — | 5 | — | 6.5 | — | 10 | ns | | | | | | | | | | | | | |
| tPAEA | Clock to Asynchronous Programmable Almost-Empty Flag | — | 10 | — | 12.5 | — | 16 | — | 20 | ns | | | | | | | | | | | | | |
| tPAES | Read Clock to Synchronous Programmable Almost-Empty Flag | — | 4 | — | 5 | — | 6.5 | — | 10 | ns | | | | | | | | | | | | | |
| tHF | Clock to HF | — | 10 | — | 12.5 | — | 16 | — | 20 | ns | | | | | | | | | | | | | |
| tsKEW1 | Skew time between RCLK and WCLK for EF/OR and FF/IR | 4 | — | 5 | — | 7 | — | 9 | — | ns | | | | | | | | | | | | | |
| tsKEW2 | Skew time between RCLK and WCLK for PAE and PAF | 5 | — | 7 | — | 10 | — | 14 | — | ns | | | | | | | | | | | | | |

NOTES:

- All AC timings apply to both Standard IDT mode and First Word Fall Through mode.
- Industrial temperature range product for 7.5ns and 15ns speed grades are available as standard device. All other speed grades are available by special order.
- Pulse widths less than minimum values are not allowed.
- Values guaranteed by design, not currently tested.
- TQFP package only: for speed grades 7.5ns, 10ns and 15ns, the minimum for tA, tOE, and tOHZ is 2ns.

AC ELECTRICAL CHARACTERISTICS⁽¹⁾ — ASYNCHRONOUS TIMING

(Commercial: V_{CC} = 3.3V ± 0.15V, T_A = 0°C to +70°C; Industrial: V_{CC} = 3.3V ± 0.15V, T_A = -40°C to +85°C; JEDEC JESD8-A compliant)

| Symbol | Parameter | Commercial | | Com'l & Ind'l | | Unit |
|----------------------------------|--|--|------|--|------|------|
| | | | | | | |
| | | Min. | Max. | Min. | Max. | |
| | | IDT72V3640L6 IDT72V3650L6 IDT72V3660L6 IDT72V3670L6 IDT72V3680L6 IDT72V3690L6 | | IDT72V3640L7-5 IDT72V3650L7-5 IDT72V3660L7-5 IDT72V3670L7-5 IDT72V3680L7-5 IDT72V3690L7-5 | | |
| f _A ⁽⁴⁾ | Cycle Frequency (Asynchronous mode) | — | 100 | — | 83 | MHz |
| t _{AA} ⁽⁴⁾ | Data Access Time | 0.6 | 8 | 0.6 | 10 | ns |
| t _{CYC} ⁽⁴⁾ | Cycle Time | 10 | — | 12 | — | ns |
| t _{CYH} ⁽⁴⁾ | Cycle HIGH Time | 4.5 | — | 5 | — | ns |
| t _{CYL} ⁽⁴⁾ | Cycle LOW Time | 4.5 | — | 5 | — | ns |
| t _{RPE} ⁽⁴⁾ | Read Pulse after \overline{EF} HIGH | 8 | — | 10 | — | ns |
| t _{FFA} ⁽⁴⁾ | Clock to Asynchronous \overline{FF} | — | 8 | — | 10 | ns |
| t _{EFA} ⁽⁴⁾ | Clock to Asynchronous \overline{EF} | — | 8 | — | 10 | ns |
| t _{PAFA} ⁽⁴⁾ | Clock to Asynchronous Programmable Almost-Full Flag | — | 8 | — | 10 | ns |
| t _{PAEA} ⁽⁴⁾ | Clock to Asynchronous Programmable Almost-Empty Flag | — | 8 | — | 10 | ns |

NOTES:

1. All AC timings apply to both Standard IDT mode and First Word Fall Through mode.
2. Pulse widths less than minimum values are not allowed.
3. Values guaranteed by design, not currently tested.
4. Parameters apply to the PBGA package only.

AC TEST CONDITIONS

| | |
|------------------------------------|--------------------|
| Input Pulse Levels | GND to 3.0V |
| Input Rise/Fall Times | 3ns ⁽¹⁾ |
| Input Timing Reference Levels | 1.5V |
| Output Reference Levels | 1.5V |
| Output Load for tCLK = 10ns, 15 ns | See Figure 2a |
| Output Load for tCLK = 6ns, 7.5ns | See Figure 2b & 2c |

NOTE:
 1. For 166MHz and 133MHz operation input rise/fall times are 1.5ns.

AC TEST LOADS - 6ns, 7.5ns Speed Grades




Figure 2b. AC Test Load

AC TEST LOADS - 10ns, 15ns Speed Grades




Figure 2a. Output Load

* Includes jig and scope capacitances.






Figure 2c. Lumped Capacitive Load, Typical Derating

OUTPUT ENABLE & DISABLE TIMING



NOTE:
 1. REN is HIGH.



4667 drw36

Figure 31. Standard JTAG Timing

JTAG AC ELECTRICAL CHARACTERISTICS

($V_{CC} = 3.3V \pm 5\%$; $T_{case} = 0^\circ C$ to $+85^\circ C$)

SYSTEM INTERFACE PARAMETERS


| Parameter | Symbol | Test Conditions | IDT72V3640 IDT72V3650 IDT72V3660 IDT72V3670 IDT72V3680 IDT72V3690 | | |
|------------------|-----------------------|-----------------------|--|------|-------|
| | | | Min. | Max. | Units |
| Data Output | $t_{DO} = \text{Max}$ | | - | 20 | ns |
| Data Output Hold | $t_{DOH}^{(1)}$ | | 0 | - | ns |
| Data Input | t_{DS} | $t_{rise}=3\text{ns}$ | 10 | - | ns |
| | t_{DH} | $t_{fall}=3\text{ns}$ | 10 | - | ns |

| Parameter | Symbol | Test Conditions | Min. | Max. | Units |
|-------------------------|---------------|-----------------|------|------------------|-------|
| | | | | | |
| JTAG Clock Input Period | t_{TCK} | - | 100 | - | ns |
| JTAG Clock HIGH | $t_{TCKHIGH}$ | - | 40 | - | ns |
| JTAG Clock Low | t_{TCKLOW} | - | 40 | - | ns |
| JTAG Clock Rise Time | $t_{TCKRise}$ | - | - | 5 ⁽¹⁾ | ns |
| JTAG Clock Fall Time | $t_{TCKFall}$ | - | - | 5 ⁽¹⁾ | ns |
| JTAG Reset | t_{RST} | - | 50 | - | ns |
| JTAG Reset Recovery | t_{RSR} | - | 50 | - | ns |

NOTE:
 1. 50pf loading on external output signals.

NOTE:
 1. Guaranteed by design.

ORDERING INFORMATION



4667 drw 39

NOTES:

1. Industrial temperature range product for 7-5ns and 15ns are available as standard device. All other speed grades are available by special order.
2. Green parts are available. For specific speeds and packages contact you sales office.